Sign In

Rtl9210b Datasheet 2021 'link' [COMPLETE - 2027]

The RTL9210B is distinct for its "dual-protocol" support, allowing it to interface with both NVMe (PCIe) NGFF (SATA)

M.2 SSDs. This flexibility makes it a standard choice for "all-in-one" external drive cases. Key Technical Specifications Upstream Interface (USB): USB 3.2 Gen 2 with speeds up to

Backward compatible with USB 3.2 Gen 1, USB 2.0, and USB 1.1.

Includes a built-in Type-C connector controller with power role swap and cable orientation detection. Downstream Interface (Storage): NVMe Mode: rtl9210b datasheet 2021

PCIe Gen3 x2 interface, supporting NVM Express (NVMe) 1.3 protocol. SATA Mode:

Supports SATA Gen3 (up to 6Gbps) and is backward compatible with Gen2/Gen1. Storage Capacity: Generally supports up to max capacity for attached SSDs. Advanced Features Protocol Management: (USB Attached SCSI Protocol) and commands for optimized data transfer and drive longevity. Power Management:

Dynamically switches power states for NVMe/SATA/USB to save energy and balance performance. Internal Controller: The RTL9210B is distinct for its "dual-protocol" support,

Embedded with customized RAM/ROM and SPI Flash to handle AHCI and NVMe drivers. Integration:

Integrated 5V to 1V switching regulator and support for GPIOs, eFUSE, and UART interfaces. Resources & Documentation RTL9210B-CG - Realtek

1. Interface & Performance

  • USB Interface: Compliant with USB 3.2 Gen 2 (previously known as USB 3.1 Gen 2).
  • Data Rate: Supports transfer speeds up to 10 Gbps.
  • PCIe Interface:
    • Supports PCI Express Gen 3 x2 (two lanes).
    • Also supports PCIe Gen 2 x1 for backward compatibility.
    • This dual-lane support allows it to maximize the 10Gbps USB bandwidth, often achieving real-world sequential read/write speeds of roughly 900-1000 MB/s (saturating the USB limitation).

Power & Ground Pins

  • VDDCORE (Pins 5, 20, 33, 48): 1.05V – Connect to a low-noise LDO (e.g., Richtek RT9013). Bypass with 10 µF + 0.1 µF per pin.
  • VDDIO (Pins 12, 29, 41, 60): 3.3V – Shared with flash IC and EEPROM.
  • VDD_PCIE (Pin 38): 3.3V dedicated for PCIe termination resistors.
  • EPAD (Center pad): Must be soldered to ground with at least 9 thermal vias.

7. Design Considerations for Engineers (2021 Guidelines)

The 2021 datasheet includes a 24-page PCB layout guide. Critical points: USB Interface: Compliant with USB 3

  1. USB 3.1 Gen 2 traces: differential impedance 90 Ω ±10%, length mismatch < 0.5 mm, no vias in high-speed pairs if possible.
  2. PCIe Gen 3: 85 Ω differential (or 100 Ω depending on drive). Keep length mismatch < 2 mm between lanes.
  3. SPI flash placement: As close as possible to the RTL9210B (< 30 mm trace length).
  4. Decoupling capacitors: 0.1 µF + 10 µF per power pin; bulk 100 µF on 3.3V input.
  5. Thermal vias under the exposed pad – at least 9 vias (0.3 mm diameter) to bottom-layer copper pour.

Realtek also provided a reference design (RTL9210B-CG EVB) which included a USB-C receptacle, NVMe M.2 M-key slot, SPI flash socket, and two LEDs.

Introduction: Why the 2021 Datasheet Still Matters

The Realtek RTL9210B is a highly integrated USB 3.1 Gen 2 to PCIe Gen 3 x2 bridge controller, primarily designed for external SSD enclosures (NVMe and AHCI). While newer chips exist, the 2021 revision of the RTL9210B datasheet represents a critical baseline for firmware stability, power sequencing, and hardware compatibility.

Engineers searching for the "rtl9210b datasheet 2021" are typically looking for one of three things: original pinout diagrams for PCB layout, power consumption tables for USB-C certification, or the specific register mappings used in firmware development for drives like the WD Black SN750 or Samsung 980.

This article compiles and explains the key sections from the official 2021 documentation, which was released to address issues found in earlier 2019-2020 silicon (e.g., overheating and UASP negotiation failures).